USC College of Engineering and Information Technology
USC main page
Model Sharing!

    
  USCThis site
 
Architecture
 


Entities


The VTB models features:


* VHDL-AMS terminology and representation
* Matrix representations of Parameters, States, Viewables and Ports
* Comments for Parameters, States, and Viewables
* Signal and Quantity Port types
* Multiple Data Types for Parameters, Viewables, and States
* Null time step
* Minor step
* Re-Initialization function
* Post Step function
* Separate function for extracting Viewables
* State Saving and Re-Loading
* New Vector Icon format – visual representation
* Icon changing
* Model utilities
* Two-Level model architecture
* Creation and use of multiple model types
* Model messaging abilities
* Solver feedback capabilities
* Model Time-step changes
* System Node access by name
* System Stream access by name
* Time Dependent conductance matrix capabilities
* Custom Model Base classes
* Association of Model with the Solver that uses it
* New automated optimized memory allocation Solvers